

Vellore Institute of Technology, Chennai
BECE407P - ASIC Design

Lab Report: 4-Stage Pipelined CPU

Name: Shwetank Shekhar

Roll Number: 22BEC1204

Date: 27th October 2025

1. Aim:

To design, verify, and implement the complete RTL-to-GDSII flow for the control logic of a simplified 4-stage pipelined CPU (Fetch, Decode, Execute, Writeback). The design must be in synthesizable Verilog and include stall logic to handle Read-After-Write (RAW) data hazards.

2. EDA Tools Used:

- **Simulation (Functional Verification):** Cadence Xcelium
 - **Code Coverage:** Cadence Nclaunch & Incisive Metric Center (IMC)
 - **Synthesis & DFT:** Cadence Genus
 - **Logic Equivalence Check (LEC):** Cadence Conformal
 - **ATPG:** Cadence Modus
 - **Physical Design (Place & Route):** Cadence Innovus
-

3. Detailed description of the Designs:

The design implements a 4-stage CPU pipeline: Fetch (IF), Decode (ID), Execute (EX), and Writeback (WB)..

Key Components:

- **Pipeline Registers:** `if_id_instr`, `id_ex_*`, and `ex_wb_*` registers hold data between stages.
- **Program ROM:** To ensure synthesizability, the program memory is implemented as a combinational case statement in the Fetch stage, mapping pc values to specific instructions. This avoids the non-synthesizable initial block.
- **Hazard Detection Unit:** This is the core control logic. It consists of combinational logic that detects two types of RAW hazards:

1. **EX/ID Hazard (hazard_ex):** Detects if the instruction in ID is reading a register that the instruction in EX is writing to.
 2. **WB/ID Hazard (hazard_wb):** Detects if the instruction in ID is reading a register that the instruction in WB is writing to. This check prevents a read/write race condition on the register file.
- **Stall Logic:** If either hazard is detected (hazard_detected is high), the unit asserts stall signals:
 - pc_stall: Freezes the Program Counter.
 - if_id_stall: Prevents the IF/ID register from loading the next (stalled) instruction.
 - id_ex_bubble: Injects a NOP into the ID/EX register, allowing the hazardous instruction to complete before the dependent instruction proceeds.
 - **Synthesis & LEC Considerations:**
 - An output port debug_reg_r4 was added and assigned to reg_file[4]. This creates a logic cone to an output, preventing Genus from optimizing away the entire pipeline as "unused."
 - All flip-flops in the design, including the pipeline registers and the register file, were implemented with a consistent **asynchronous active-high reset** (posedge rst). This was a critical fix to resolve LEC failures, which occurred when the register file's synchronous reset logic was modeled differently from the pipeline's asynchronous reset.

4. Procedure:

The full RTL-to-GDSII flow was executed.

Step 4.1: Functional Verification (**Xcelium**)

The RTL was first verified to ensure logical correctness. The testbench (pipeline_control_tb.v) was designed to specifically trigger the RAW hazard on register R1.

- **Command:** xrun pipeline_control.v pipeline_control_tb.v -access +rwc -sv
- **Result:** The simulation passed, with the testbench console printing TEST PASSED: Hazard detected and resolved correctly. This confirms the stall logic worked, allowing the final value of R4 (22) to be calculated correctly.

Step 4.2: Code Coverage (**Nclaunch & Xcelium IMC**)

To ensure the testbench provided adequate stimulus, code coverage was run.

- **Command:** nclaunch

- **Result:** The Incisive Metric Center (IMC) showing coverage for all metrics (Block, Toggle, Expression), confirming that the hazard logic and all pipeline stages were exercised.

Step 4.3: Synthesis & DFT (**Genus**)

The verified RTL was synthesized into a gate-level netlist using the pipeline_control_script_dft.tcl script.

- **Command:** genus -f pipeline_control_script_dft.tcl
- **Process:**
 1. The script read the 90nm slow.lib, the RTL (pipeline_control.v), and the timing constraints (pipeline_control_sdc.g).
 2. DFT (Design For Test) logic was configured, defining a muxed_scan style and a SE (Scan Enable) port.
 3. The design was synthesized using syn_generic, syn_map, and syn_opt.
 4. A single scan chain (top_chain) was defined and connected to all flops using connect_scan_chains.
 5. The final DFT-inserted netlist (pipeline_control_generated_netlist_dft.v) and new SDC file (.sdc) were written out.
 6. ATPG (Automatic Test Pattern Generation) files were generated by write_dft_atpg and saved in the test_scripts/ directory.

Step 4.4: Logic Equivalence Check (**Conformal**)

LEC was used to mathematically prove that the synthesized netlist was logically identical to the original RTL.

- **Command:** lec -XI -nogui -color -64 -dofile pipeline_control_lec.do
- **Process:** The pipeline_control_lec.do script was configured to read the golden (RTL) and revised (netlist) designs. It was instructed to ignore the DFT pins (scan_in, scan_out) and constrain the SE pin to 0 to keep the netlist in its functional mode.
- **Result:** The comparison passed.

Step 4.5: ATPG (**Modus**)

The ATPG files generated by Genus were used to generate test patterns.

- **Directory:** synthesis/test_scripts/
- **Command:** modus -f pipeline_control_modus.tcl
- **Result:** Modus successfully generated test vectors, confirming the scan chain was correctly inserted and the design is testable.

Step 4.6: Physical Design (**Innovus**)

The final, verified netlist was used for Place & Route.

- **Command:** innovus (GUI/Tcl commands)
- **Process:**
 1. **Import:** The pipeline_control_generated_netlist_dft.v and

pipeline_control_generated_sdc_dft.sdc files were imported. MMMC was configured using **slow.lib**, **fast.lib**, and the **GPDK 90nm LEF files**.

2. **Floorplan:** The design was floorplanned with a 0.7 core utilization and an aspect ratio of 1.
 3. **Power:** Power rings (Metal8/9) and stripes (Metal8) were added for vdd and vss.
 4. **Placement:** Standard cells were placed using place_opt_design.
 5. **CTS:** The clock tree was synthesized using ccopt_design.
 6. **Routing:** route_design (NanoRoute) was run to route the design.
 7. **Post-Route:** Filler cells were added to complete the layout.
 8. **Export:** The final layout was exported as **pipeline_control.gds**.
-

5. RTL Codes:

- **Pipeline_control.v**

```
`timescale 1ns / 1ps

// 4-Stage Pipelined CPU (IF, ID, EX, WB) with Hazard Detection
// Simplified Instruction Set:
// ADD Rd, Rs1, Rs2 -> Opcode: 2'b00
// NOP           -> Opcode: 2'b11

module pipeline_cpu #(
    // --- Parameters ---
    parameter REG_ADDR_WIDTH = 4,
    parameter INSTR_WIDTH = 16,
    parameter REG_FILE_DEPTH = 16,
    parameter DATA_WIDTH = 32,
    parameter INSTR_MEM_DEPTH = 16
) (
    input wire clk,
    input wire rst,
    output wire [DATA_WIDTH-1:0] debug_reg_r4
);

// Opcodes
parameter OP_ADD = 2'b00;
parameter OP_NOP = 2'b11;

// --- Register File ---
reg [DATA_WIDTH-1:0] reg_file [0:REG_FILE_DEPTH-1];

// --- Program Counter (PC) ---
reg [REG_ADDR_WIDTH-1:0] pc;

// --- Pipeline Registers ---
```

```

// IF/ID
reg [INSTR_WIDTH-1:0] if_id_instr;

// ID/EX
reg id_ex_reg_write;
reg [REG_ADDR_WIDTH-1:0] id_ex_rd_addr;
reg [DATA_WIDTH-1:0] id_ex_data1;
reg [DATA_WIDTH-1:0] id_ex_data2;

// EX/WB
reg ex_wb_reg_write;
reg [REG_ADDR_WIDTH-1:0] ex_wb_rd_addr;
reg [DATA_WIDTH-1:0] ex_wb_alu_result;

// --- Hazard Detection Wires ---
wire hazard_detected;
wire pc_stall;
wire if_id_stall;
wire id_ex_bubble;
wire hazard_ex;
wire hazard_wb;

// --- ID Stage Wires (Decode) ---
wire [REG_ADDR_WIDTH-1:0] id_rs1_addr;
wire [REG_ADDR_WIDTH-1:0] id_rs2_addr;
wire [REG_ADDR_WIDTH-1:0] id_rd_addr;
wire id_reg_write;
wire [1:0] id_opcode;

// --- EX Stage Wires (Execute) ---
wire [DATA_WIDTH-1:0] ex_alu_result;

// --- VERILOG-2001 COMPATIBILITY ---
// Declare loop variable here, not in the for-loop
integer i;

// =====
// HAZARD DETECTION UNIT (Combinational)
// =====

// Inputs from ID stage (current instruction being decoded)
assign id_rs1_addr = if_id_instr[9:6];
assign id_rs2_addr = if_id_instr[5:2];

// Hazard between ID and EX stage
assign hazard_ex = id_ex_reg_write && (id_ex_rd_addr != 0) &&
    ((id_ex_rd_addr == id_rs1_addr) || (id_ex_rd_addr == id_rs2_addr));

```

```

// Hazard between ID and WB stage (prevents read/write race)
assign hazard_wb = ex_wb_reg_write && (ex_wb_rd_addr != 0) &&
    ((ex_wb_rd_addr == id_rs1_addr) || (ex_wb_rd_addr == id_rs2_addr));

// Stall if either hazard is detected
assign hazard_detected = hazard_ex || hazard_wb;

// Stall Signals:
assign pc_stall    = hazard_detected; // Stop PC from incrementing
assign if_id_stall = hazard_detected; // Stop IF/ID reg from loading new instr
assign id_ex_bubble = hazard_detected; // Inject a NOP into the ID/EX register

// =====
// PIPELINE STAGES (Sequential Logic)
// =====
always @(posedge clk or posedge rst) begin
    if (rst) begin
        // Reset all pipeline stages
        pc <= 0;
        if_id_instr <= {OP_NOP, 14'b0}; // Reset to NOP

        id_ex_reg_write <= 0;
        id_ex_rd_addr <= 0;
        id_ex_data1 <= 0;
        id_ex_data2 <= 0;

        ex_wb_reg_write <= 0;
        ex_wb_rd_addr <= 0;
        ex_wb_alu_result <= 0;
    end else begin

        // --- IF Stage ---
        if (!pc_stall) begin
            pc <= pc + 1;
        end

        // --- IF/ID Register ---
        if (!if_id_stall) begin
            // Synthesizable ROM: Hardcode the program
            case (pc)
                0: if_id_instr <= {OP_ADD, 4'd1, 4'd2, 4'd3, 2'b00}; // ADD R1, R2, R3
                1: if_id_instr <= {OP_ADD, 4'd4, 4'd1, 4'd5, 2'b00}; // ADD R4, R1, R5
                default: if_id_instr <= {OP_NOP, 14'b0}; // NOP
            endcase
        end

        // --- ID/EX Register ---

```

```

    if (id_ex_bubble) begin
        // Inject NOP (all control signals 0)
        id_ex_reg_write <= 0;
        id_ex_rd_addr <= 0;
        id_ex_data1 <= 0;
        id_ex_data2 <= 0;
    end else begin
        // Load decoded values
        id_ex_reg_write <= id_reg_write;
        id_ex_rd_addr <= id_rd_addr;
        id_ex_data1 <= reg_file[id_rs1_addr];
        id_ex_data2 <= reg_file[id_rs2_addr];
    end

    // --- EX/WB Register ---
    ex_wb_reg_write <= id_ex_reg_write;
    ex_wb_rd_addr <= id_ex_rd_addr;
    ex_wb_alu_result <= ex_alu_result;

end
end

// --- ID Stage (Combinational Decode) ---
assign id_opcode = if_id_instr[15:14];
assign id_rd_addr = if_id_instr[13:10];
assign id_reg_write = (id_opcode == OP_ADD); // Only ADD writes to reg file

// --- EX Stage (Combinational ALU) ---
assign ex_alu_result = id_ex_data1 + id_ex_data2; // Only operation is ADD

// --- WB Stage (Write to Reg File) ---
always @(posedge clk or posedge rst) begin
    if (rst) begin
        // Add asynchronous reset for the entire reg_file
        for (i = 0; i < REG_FILE_DEPTH; i = i + 1) begin
            reg_file[i] <= 0;
        end
    end else if (ex_wb_reg_write && (ex_wb_rd_addr != 0)) begin
        // Synchronous write (no longer gated by !rst)
        reg_file[ex_wb_rd_addr] <= ex_wb_alu_result;
    end
end

assign debug_reg_r4 = reg_file[4];

Endmodule

```

- **Pipeline_control_tb.v**

```

`timescale 1ns / 1ps

module pipeline_control_tb;

    // --- Parameters ---
    localparam CLK_PERIOD = 10;

    // --- Signals ---
    reg clk;
    reg rst;

    // Instantiate the DUT (Design Under Test)
    pipeline_cpu dut (
        .clk(clk),
        .rst(rst)
    );

    // --- Clock Generation ---
    initial begin
        clk = 0;
        forever #(CLK_PERIOD / 2) clk = ~clk;
    end

    // --- Test Sequence ---
    initial begin
        // Dump waves
        $dumpfile("wave.vcd");
        $dumpvars(0, dut);

        // 1. Reset the system
        rst = 1;
        @(negedge clk);
        @(negedge clk);
        rst = 0;

        // 2. Monitor execution
        // We need to run for enough cycles to complete the program
        // Cycle 0: PC=0, IF fetches ADD R1, R2, R3
        // Cycle 1: PC=1, IF fetches ADD R4, R1, R5 | ID decodes ADD R1
        // Cycle 2: PC=2, IF fetches NOP          | ID decodes ADD R4 | EX executes ADD R1
        // Cycle 3: PC=2, IF fetches NOP (STALLED) | ID decodes ADD R4 (STALLED) | EX exec.
        NOP (BUBBLE) | WB writes R1
        // Cycle 4: PC=3, IF fetches NOP          | ID decodes ADD R4 | EX executes ADD R4
        // Cycle 5: PC=4, IF fetches NOP          | ID decodes NOP   | EX executes NOP | WB
        writes R4
        // Cycle 6: PC=5, IF fetches NOP          | ID decodes NOP   | EX executes NOP
        // Cycle 7: WB writes NOP (nothing)
    end

```



```

$display("Time\tPC\tIF/ID_Instr\tID/EX_Op\tEX/WB_Op\tHazard");
repeat (10) begin
    @(posedge clk);
    $display("%0\t\t%d\t\t%h\t\t%h\t\t%h\t\t%b",
        $time,
        dut.pc,
        dut.if_id_instr,
        dut.id_ex_rd_addr, // Show dest reg in ID/EX
        dut.ex_wb_rd_addr, // Show dest reg in EX/WB
        dut.hazard_detected);
end

// 3. Check final register values
// R1 = R2(5) + R3(10) = 15
// R4 = R1(15) + R5(7) = 22
$display("\n--- Final Register Values ---");
$display("Register R1 (addr 1): %d", dut.reg_file[1]);
$display("Register R4 (addr 4): %d", dut.reg_file[4]);

if (dut.reg_file[1] == 15 && dut.reg_file[4] == 22) begin
    $display("TEST PASSED: Hazard detected and resolved correctly.");
end else begin
    $display("TEST FAILED: Final register values are incorrect.");
end

$finish;
end

endmodule

```

- **Pipeline_control_sdc.g**

```

create_clock -name clk -period 10 -waveform {0 5} [get_ports "clk"]
set_clock_transition -rise 0.1 [get_clocks "clk"]
set_clock_transition -fall 0.1 [get_clocks "clk"]
set_clock_uncertainty 0.01 [get_ports "clk"]
set_input_delay -max 1.0 [get_ports "rst"] -clock [get_clocks "clk"]
set_output_delay -max 1.0 [get_ports "debug_reg_r4"] -clock [get_clocks "clk"]

```

- **Pipeline_control_script_dft.tcl**

```

set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib
set_db init_hdl_search_path /home/student/22BEC1204_ASIC_DESIGN/work
read_libs slow.lib
read_hdl pipeline_control.v
elaborate
read_sdc pipeline_control_sdc.g

```

```

set_db dft_scan_style muxed_scan

set_db dft_prefix dft_

define_shift_enable -name SE -active high -create_port SE

check_dft_rules

set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
syn_generic
syn_map
syn_opt

check_dft_rules

set_db design:pipeline_cpu .dft_min_number_of_scan_chains 1

define_scan_chain -name top_chain -sdi scan_in -sdo scan_out -create_ports

connect_scan_chains -auto_create_chains

syn_opt -incr

report_scan_chains

write_dft_atpg -library /home/install/FOUNDRY/digital/90nm/dig/lib

write_hdl > pipeline_control_generated_netlist_dft.v
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split >
pipeline_control_generated_delays_dft.sdf
write_sdc > pipeline_control_generated_sdc_dft.sdc
write_scandef > pipeline_control_generated_scanDEF.scandef

gui_show

```

- **Pipeline_control_lec.do**

```

set log file pipeline_control_generated_LEC.log -replace
read library ./slowlib_verilog_generated.v -verilog -both
read design /home/student/22BEC1204_ASIC_DESIGN/work/pipeline_control.v -verilog -golden
read design
/home/student/22BEC1204_ASIC_DESIGN/synthesis/pipeline_control_generated_netlist_dft.v
-verilog -revised
add ignored inputs scan_in -revised
add ignored outputs scan_out -revised
add pin constraints 0 SE -revised

```


```
set system mode lec
add compare point -all
compare
```


```
report verification
set gui on
```

- **Pipeline_control_modus.tcl**

```
build_model -workdir /home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts
-designsource pipeline_cpu.test_netlist.v -techlib
/home/student/22BEC1204_ASIC_DESIGN/LEC/slowlib_verilog_generated.v -designtop
pipeline_cpu
build_testmode -workdir /home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts
-testmode FULLSCAN -assignfile pipeline_cpu.FULLSCAN.pinassign
verify_test_structures -workdir
/home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts -testmode FULLSCAN
report_test_structures -workdir
/home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts -testmode FULLSCAN
build_faultmodel -workdir /home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts
-fullfault yes
create_schain_tests -workdir
/home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts -testmode FULLSCAN
-experiment scan
create_logic_tests -workdir /home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts
-testmode FULLSCAN -experiment logic -effort high
write_vectors -workdir /home/student/22BEC1204_ASIC_DESIGN/synthesis/test_scripts
-testmode FULLSCAN -inexperiment logic -language verilog -scanformat serial -outputfilename
pipeline_control_modus_generated_results
```

6. Observations (Waveforms & Screenshots):





```

=====
                          Verification Report
=====
Category                                                    Count
-----
1. Non-standard modeling options used:                      0
-----
2. Incomplete verification:                                  1
   Command "add ignore outputs" used:                        yes
-----
3. User modification to design:                              0
-----
4. Conformal Constraint Designer clock domain crossing checks recommended: 0
-----
5. Design ambiguity:                                         0
-----
6. Compare Results:                                          PASS
=====

// Command: set gui on
// Switching to GUI mode
[student@ic312 LEC]$ 

```


Design Data Summary

Design	Golden	Revised
Design-Modules	2	1
Library-Cells	45	487
Primitives		
INPUT	2	4
OUTPUT	32	33
AND	1194	836
DFF	638	205
INV	16	564
MUX	1112	0
NAND	0	25
NOR	28	47
OR	127	351
WIRE	49	0
XNOR	0	1
XOR	82	30
Word-Level		
ADD	2	0
EQ	4	0
WMUX	37	0
WSEL	3	0
Total	3246	2059

Applications Places Text Editor

Nov 5 5:30 PM

pipeline_control_modus_generated_results.cylemap

~/22BEC1204-ASIC_DESIGN/npa/testresults/verilog

Save

pipeline_control_modus.tcl register_file_modus.tcl control_unit_fsm_modus.tcl resource_shared_datapath_modus.tcl pipeline_control_modus_generated_results.cylemap

```
// Cadence(R) Modus(TM) DFT Software Solution, Version 20.12-s002.1, built Feb 26 2021 (linux20.64)
// This file was created on.....November 05, 2025 at 17:27:49
// The date time stamp for the TDBin file TDBin.FULLSCAN.logic: 20251105115748
//-----
//-----
//-----
// Total Cycle Relative Relative Test CPP Pattern Event Cycle Scan Relative Measure
// Cycle Cycle Simulation Sequence Test Test Odometer Type Type Offset Length Scan Number Event
// Count Count Time (ns) Number Number
//-----
// The vector file output name: pipeline_control_modus_generated_results.1.verilog
// 207 207 10500 1 2 1.1.1.2.1.1 Scan Load - Shift 0 205 1 N
// 209 209 10640 1 2 1.1.1.2.1.2 end of Scan Load 204 0 1 N
// 413 413 33040 1 2 1.1.1.2.1.2 Scan Unload - Shift 0 205 2 N
// 417 417 33280 1 2 1.1.1.2.1.2 end of Scan Unload 204 0 2 Y
// The vector file output name: pipeline_control_modus_generated_results.2.verilog
// 417 3 100 2 4 1.2.1.2.1.1 Scan Load - Shift 0 205 1 N
// 621 207 10500 2 4 1.2.1.2.1.1 end of Scan Load 204 0 1 N
// 624 218 10720 3 5 1.2.1.2.1.4 Scan Unload - Shift - Overlap 0 205 2 Y
// 828 414 33120 3 5 1.2.1.3.1.1 Scan Load - Shift - Overlap 0 205 2 N
// 829 415 33120 3 5 1.2.1.3.1.4 end of Scan Load - Overlap 204 0 2 Y
// 831 417 33280 3 5 1.2.1.3.1.5 Measure PO 0 1 2 Y
// 831 417 33280 4 6 1.2.1.3.2.1 Scan Unload - Shift - Overlap 0 205 3 Y
// 1035 621 49800 4 6 1.2.1.3.2.1 Scan Load - Shift - Overlap 204 0 3 Y
// 1036 622 49800 4 6 1.2.1.3.2.4 end of Scan Load - Overlap 0 1 3 Y
// 1038 624 49840 4 6 1.2.1.3.2.5 Scan Unload - Shift - Overlap 0 205 4 Y
// 1038 624 49840 5 7 1.2.1.3.3.1 Scan Load - Shift - Overlap 0 205 4 N
// 1242 828 66240 5 7 1.2.1.3.3.1 end of Scan Load - Overlap 204 0 4 Y
// 1243 829 66240 5 7 1.2.1.3.3.4 Measure PO 0 1 4 Y
// 1245 831 66400 5 7 1.2.1.3.3.5 Scan Unload - Shift - Overlap 0 205 5 Y
// 1245 831 66400 6 8 1.2.1.3.4.1 Scan Load - Shift - Overlap 0 205 5 N
// 1449 1035 82800 6 8 1.2.1.3.4.1 end of Scan Load - Overlap 204 0 5 Y
// 1450 1036 82800 6 8 1.2.1.3.4.4 Measure PO 0 1 5 Y
// 1452 1038 82960 6 8 1.2.1.3.4.5 Scan Unload - Shift - Overlap 0 205 6 Y
// 1452 1038 82960 7 9 1.2.1.3.5.1 Scan Load - Shift - Overlap 0 205 6 N
// 1656 1242 99360 7 9 1.2.1.3.5.1 end of Scan Load - Overlap 204 0 6 Y
// 1657 1243 99360 7 9 1.2.1.3.5.4 Measure PO 0 1 6 Y
// 1659 1245 99520 7 9 1.2.1.3.5.5 Scan Unload - Shift - Overlap 0 205 7 Y
// 1659 1245 99520 8 10 1.2.1.3.6.1 Scan Load - Shift - Overlap 0 205 7 N
// 1863 1449 115920 8 10 1.2.1.3.6.1 end of Scan Load - Overlap 204 0 7 Y
// 1864 1450 115920 8 10 1.2.1.3.6.4 Measure PO 0 1 7 Y
// 1866 1452 116080 8 10 1.2.1.3.6.5 Scan Unload - Shift - Overlap 0 205 8 Y
// 1866 1452 116080 9 11 1.2.1.3.7.1 Scan Load - Shift - Overlap 0 205 8 N
// 2070 1656 132480 9 11 1.2.1.3.7.1 end of Scan Load - Overlap 204 0 8 Y
// 2071 1657 132480 9 11 1.2.1.3.7.4 Measure PO 0 1 8 Y
// 2073 1659 132640 9 11 1.2.1.3.7.5 Scan Unload - Shift - Overlap 0 205 9 Y
// 2073 1659 132640 10 12 1.2.1.3.8.1 Scan Load - Shift - Overlap 0 205 9 N
// 2277 1863 149440 10 12 1.2.1.3.8.1 end of Scan Load - Overlap 204 0 9 Y
```

C Tab Width: 8 Ln 1, Col 1 INS

Applications Places Terminal

Nov 5 5:31 PM

student@ic312test_scripts

```
File Edit View Search Terminal Help
1.2.1.3.9 | 97.16 | 1.13 | 97.16 | 29.00 | 0.00 | 29.00 | 207 | 206 | 2691 |
1.2.1.3.10 | 97.74 | 0.50 | 97.74 | 29.00 | 0.00 | 29.00 | 207 | 206 | 2890 |
1.2.1.3.11 | 99.00 | 1.26 | 99.00 | 29.00 | 0.00 | 29.00 | 207 | 206 | 3105 |
1.2.1.3.12 | 99.25 | 0.25 | 99.25 | 29.00 | 0.00 | 29.00 | 207 | 206 | 3312 |
1.2.1.3.13 | 99.53 | 0.28 | 99.53 | 29.00 | 0.00 | 29.00 | 207 | 206 | 3519 |
1.2.1.3.14 | 99.67 | 0.14 | 99.67 | 29.00 | 0.00 | 29.00 | 207 | 206 | 3726 |
1.2.1.3.15 | 99.77 | 0.10 | 99.77 | 29.00 | 0.00 | 29.00 | 207 | 206 | 3933 |
1.2.1.3.16 | 99.82 | 0.06 | 99.82 | 29.00 | 0.00 | 29.00 | 207 | 206 | 4140 |
1.2.1.4.1 | 99.85 | 0.03 | 99.85 | 29.00 | 0.00 | 29.00 | 207 | 206 | 4347 |
1.2.1.4.2 | 99.86 | 0.01 | 99.86 | 29.00 | 0.00 | 29.00 | 207 | 206 | 4554 |
1.2.1.4.3 | 99.93 | 0.07 | 99.93 | 29.00 | 0.00 | 29.00 | 207 | 206 | 4761 |
1.2.1.4.4 | 99.95 | 0.02 | 99.95 | 29.00 | 0.00 | 29.00 | 207 | 206 | 4968 |
1.2.1.4.5 | 99.96 | 0.01 | 99.96 | 29.00 | 0.00 | 29.00 | 207 | 206 | 5175 |
1.2.1.4.6 | 99.98 | 0.02 | 99.98 | 29.00 | 0.00 | 29.00 | 207 | 206 | 5382 |
1.2.1.4.7 | 100.00 | 0.02 | 100.00 | 29.00 | 0.00 | 29.00 | 208 | 0 | 5590 |
[end TVE_050]

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:
Total Memory = 8,345,952 bytes
CPU Time = 0:00:00.00
Elapsed Time = 0:00:00.26 [end TDA_001]
Date Ended: Wednesday Nov 05 17:27:49 2025 IST

INFO (TVE-002): Verilog write vectors has completed. [end TVE_002]

-----
* Message Summary
-----
Count Number First Instance of Message Text
-----
INFO Messages...
1 INFO (TVE-001): Verilog write vectors started.
1 INFO (TVE-002): Verilog write vectors has completed.
4 INFO (TVE-003): Verilog write vectors output file will be: /home/student/22BEC1204-ASIC_DESIGN/synthesis/test_scripts/testresults/verilog/pipeline_control_modus_generated_results.cylemap.
2 INFO (TVE-004): Reading test section 1.1. Test section type equals scan.
2 INFO (TVE-005): Created 414 total cycles, of which 4 are test cycles, 410 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.
2 INFO (TVE-006): Created 205 total measures, of which 0 are PO measures and 205 are 50 (Scan Out) measures.
1 INFO (TVE-050): TEST SEQUENCE COVERAGE ESTIMATE REPORT
3 INFO (TVE-103): There was no specified TEST offset for this clock 'pin clk'. A default clock offset of 8.000000 ns will be used.

For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'. For example: msgHelp TDA-009

-----
#@ End verbose source pipeline_control_modus.tcl
@
@modus:root:/ 2> █
```

```
-----
* Message Summary
-----
Count Number First Instance of Message Text
-----
INFO Messages...
1 INFO (TVE-001): Verilog write vectors started.
1 INFO (TVE-002): Verilog write vectors has completed.
4 INFO (TVE-003): Verilog write vectors output file will be: /home/student/22BEC1204-ASIC_DESIGN/synthesis/test_scripts/testresults/verilog/pipeline_control_modus_generated_results.cylemap.
2 INFO (TVE-004): Reading test section 1.1. Test section type equals scan.
2 INFO (TVE-005): Created 414 total cycles, of which 4 are test cycles, 410 are scan cycles, 0 are dynamic timed cycles and 0 are dynamic cycles that are not timed.
2 INFO (TVE-006): Created 205 total measures, of which 0 are PO measures and 205 are 50 (Scan Out) measures.
1 INFO (TVE-050): TEST SEQUENCE COVERAGE ESTIMATE REPORT
3 INFO (TVE-103): There was no specified TEST offset for this clock 'pin clk'. A default clock offset of 8.000000 ns will be used.

For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'. For example: msgHelp TDA-009

-----
#@ End verbose source pipeline_control_modus.tcl
@
@modus:root:/ 2> █
```


Applications Places Netlist Files — ic312.vit.ac.in Nov 7 17:28

22BEC1204_ASIC_DESIGN LEC

Name	Size	Modified
pipeline_control_generated_LEC.log	6.7 kB	Wed
pipeline_control_lec.do	512 bytes	Wed
pipeline_control_generated_LEC.log~	6.8 kB	Wed
datapath_generated_LEC.log	6.0 kB	Wed
datapath_lec.do	542 bytes	Wed
control_unit_fsm_generated_LEC.log	5.8 kB	Wed
control_unit_fsm_lec.do	550 bytes	Wed
register_file_generated_LEC.log	5.7 kB	Wed
register_file_lec.do	541 bytes	Wed
lib.v.log	1.2 kB	Wed
slowlib_verilog_generated.v	98.6 kB	Wed
simple_processor_generated_LEC.log	6.0 kB	5 Sep
simple_processor_lec.do	574 bytes	5 Sep
booth_multiplier_generated_LEC.log	6.1 kB	5 Sep
booth_multiplier_generated_LEC.log~	7.0 kB	5 Sep

Design Import — ic312.vit.ac.in

Netlist:
Verilog

LEF Files — ic312.vit.ac.in

LEF File:
NDRY/digital/90nm/dig/lef/gscib090_macro.lef

LEF Files:
DUNDRY/digital/90nm/dig/lef/gscib090_translated_ref.lef
DUNDRY/digital/90nm/dig/lef/gscib090_translated.lef
DUNDRY/digital/90nm/dig/lef/gscib090_tech.lef
DUNDRY/digital/90nm/dig/lef/gscib090_macro.lef

LEF Selection:
/home/install/FOUNDRY/digital/90nm/dig/lef
doc
gscib090_macro.lef
gscib090_tech.lef
gscib090_translated.lef
gscib090_translated_ref.lef

Filters: LEF Files (*.lef)

OK Save Load Cancel Help

Applications Places MMMC Browser — ic312.vit.ac.in Nov 7 17:31

Add RC Corner — ic312.vit.ac.in

Name: rcorner

Cap Table: /.../install/FOUNDRY/digital/90nm/dig/captable/gsd090.lef extended.CapTbl

Temperature:

PreRoute Resistance Scale Factor: 1.0

PreRoute Cap Scale Factor: 1.0

PreRoute Clock Resistance Scale Factor: 0.0

PreRoute Clock Cap Scale Factor: 0.0

PostRoute Resistance Scale Factor: 1.0



PostRoute Cap Scale Factor: 1.0



PostRoute Clock Resistance Scale Factor: 0.0


PostRoute Clock Cap Scale Factor: 0.0


QRC Technology File

OK Apply Close Help










```

student@ic312PD
File Edit View Search Terminal Help
-----
Reported timing to dir timingReports
Total CPU time: 0.34 sec
Total Real time: 1.0 sec
Total Memory usage: 1997.648438 Mbytes
*** timesession #2 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totsession cpu
u/real = 0:05:52.1/0:41:20.4 (0.1), mem = 1997.6M
inno3us I>
inno3us I> source ccopt.specc
Creating clock tree spec for modes (timing configs): constraints pipeline
extract clock generator skew groups=true: create coopt clock tree spec will generate
skew with a time prefix of "clock_gen" to balance clock generator c
onected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.specc
inno3us Z> ccopt design -cts

```

```

Applications Places Terminal
Nov 7 19:16
student@ic312PD

File Edit View Search Terminal Help

Starting delay calculation for Hold views
AAE INFO: op1DesignInPostRouteState() is 0
#####
# Design Stage: PreRoute
# Design Name: pipeline_cpu
# Design Mode: 90nm
# Analysis Mode: MEMC OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#####
Start delay calculation (fullDC) (1 T). (MEM=2004.37)
*** Calculating scaling factor for min timing libraries using the default operating condition of each library.
Total number of fetched objects 521
AAE INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2076.31 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2076.31 CPU=0:00:00.0 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:01:25 mem=2084.3M)

-----
timeDesign Summary
-----

Hold views included:
best_case

-----+-----+-----+-----+
| Hold mode | all | reg2reg | default |
+-----+-----+-----+-----+
| WNS (ns): | -0.150 | 0.075 | -0.150 |
| TNS (ns): | -9.125 | 0.000 | -9.125 |
| Violating Paths: | 206 | 0 | 206 |
| ALL paths: | 615 | 409 | 206 |
+-----+-----+-----+-----+

Density: 80.862%
Routing Overflow: 0.00% H and 0.00% V
-----
Reported timing to dir timingReports
Total CPU time: 0.28 sec
Total Real time: 1.0 sec
Total Memory Usage: 1995.585938 Mbytes
*** TimeDesign #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:25.0/0:14:48.4 (0.1), mem = 1995.6M
innovus >
innovus > source ccopt.spec
Extracting original clock gating for clk...
clock tree clk contains 205 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/constraints pipeline was created. It contains 205 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
innovus > ccopt design -ct

```

```
Applications Places Terminal Nov 7 17:17 student@ic312PD

File Edit View Search Terminal Help


ERROR IMPCCOPT-2196 1 Cannot run ccopt.design because the comm...
WARNING IMPCCOPT-2030 1 Found placement violations. Run checkPla...
ERROR IMPCCOPT-1013 1 The target max_trans time is too low for...
*** Message Summary: 1 warning(s), 2 error(s)


*** ccopt design #1 [finish] : cpu/real = 0:00:00.3/0:00:00.4 (0.8), totSession cpu/real = 0:06:02.1/0:43:46.6 (0.1), mem = 2015.5M
% End ccopt.design (date=11/07 17:15:59, total cpu=0:00:00.3, real=0:00:01.0, peak res=1815.1M, current mem=1815.1M)


Innovus 3> saveDesign
**ERROR: (IMPCTO-40): Argument "({fileName } | {{{{-cellview | -view} [ -saveRestoreFile] [-oUsedLibsonly | -oalib]} }})" is required for command "saveDesign", either this option is not specified or an option
prior to it is not specified correctly.



Innovus 4> saveDesign DBS/cts.enc1
% Begin save design ... (date=11/07 17:17:18, mem=1819.0M)
% Begin Save ccopt configuration ... (date=11/07 17:17:18, mem=1819.0M)
% End Save ccopt configuration ... (date=11/07 17:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1819.5M, current mem=1819.5M)
% Begin Save netlist data ... (date=11/07 17:17:18, mem=1819.5M)
Writing Binary DBS/cts.enc1.dat/pipeline cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/07 17:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.0M, current mem=1820.0M)
Saving symbol-table file ...
Saving congestion map file DBS/cts.enc1.dat/pipeline cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=11/07 17:17:18, mem=1820.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/07 17:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.3M, current mem=1820.3M)
Saving preference file DBS/cts.enc1.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/07 17:17:18, mem=1822.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/07 17:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1822.2M, current mem=1822.2M)
Saving Drc markers ...
... 1802 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/07 17:17:18, mem=1822.2M)
** Saving StdCellPlacement binary (version 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/07 17:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1822.5M, current mem=1822.5M)
% Begin Save routing data ... (date=11/07 17:17:18, mem=1822.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2020.2M) ***
% End Save routing data ... (date=11/07 17:17:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=1822.8M, current mem=1822.8M)
Saving property file DBS/cts.enc1.dat/pipeline cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2023.2M) ***
% Begin Save power constraints data ... (date=11/07 17:17:19, mem=1824.0M)
% End Save power constraints data ... (date=11/07 17:17:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1824.0M, current mem=1824.0M)
Generated self-contained design cts.enc1.dat
% End save design ... (date=11/07 17:17:19, total cpu=0:00:00.3, real=0:00:01.0, peak res=1852.7M, current mem=1827.0M)
*** Message Summary: 0 warning(s), 0 error(s)



Innovus 5>
```


















The design passed all stages, from functional simulation to a final, routed GDSII file, demonstrating a successful RTL-to-GDSII implementation.